01-27-00

THE COMMISSIONER OF PATENTS AND TRADEMARKS

Washington D.C. 20231
Box Patent Applications

Case Docket No. NECV 16.966
Filed by Express Mail
(Receipt No. EL522353520US)
on January 24, 2000
pursuant to 37 CFR 1.10

SIR:

Transmitted herewith for filing is: [X] a new application

[] a c-i-p application of S.N.

filed

Inventor(s): Kazuyoshi UENO

For: SEMICONDUCTOR DEVICE AND A METHOD FOR FORMING A VIA HOLE IN A

SEMICONDUCTOR DEVICE

Enclosed are:

- [X] $\underline{2}$ sheets of drawings.(Figs. 1(a)-1(c),2(a)-2(c))
- [X] Specification, including claims and abstract (12 pages)
- [X] Declaration
- [X] An assignment of the Invention to NEC CORPORATION
- [X] A certified copy of <u>Japanese</u> Application No. <u>11-016258</u>
- [X] An associate power of attorney
- A verified statement to establish small entity status under 37 CFR 1.9 and 37 CFR 1.27
- [X] Post card
- [X] Recording fee (as indicated below)
- [X] Information Disclosure Statement, PTO-1449, copies of 2 references
- [] Other _______

	Col. 1	Col. 2
FOR:	NO. FILED	NO. EXTRA

	TOIL.	IVO. I ILLD	140. DATIO
1	BASIC FEE		
	TOTAL CLAIMS	11-20 =	0
	INDEP CLAIMS	2-3 =	0

^[] MULTIPLE DEPENDENT CLAIMS PRESENTED
*If the difference in Col. 1 is less than

zero, enter "0" in Col. 2

SMALL	ENTITY
RATE	FEE
	\$345
x 9 =	\$
x 39 =	\$
x 130 =	\$
TOTAL	\$

	THAN A ENTITY
RATE	FEE
.	\$690
x 18 =	\$
x78 =	\$
x 260 =	\$
TOTAL	\$690
	

[] Please charge our Deposit Account No. 08-1634 the amount	of	_to cover the filing fee
	and recording fee (if any)		

- [X] A check in the amount of \$730.00 to cover the filing fee and the recording fee (if any) is enclosed.
- [X] The Commissioner is hereby authorized to charge payment of any fee associated with this communication or credit overpayment to Deposit Account No. 08-1634. A duplicate coy of this sheet is enclosed.

Helfgott & Karas, P.C. 60th Floor Empire State Building New York, New York 10118-6098 (212)643-5000

Date: January 24, 2000

Any fee due with this paper, not fully covered by an enclosed check, may be charged on Deposit Acct No. 08-1634

Respectfully Submitted

[X] Aaron B. Karas, Reg. No. 18,923

[] Samson Helfgott, Reg. No. 23,072

[] Leonard Cooper, Reg. No. 27, 625

[] Linda S. Chan, Reg. No. 42,400

[] Jacqueline M. Steady, Reg. No. 44,354

[] Harris A. Wolin, Reg. No. 39,432

- 1 -

Filed by Express Mail
(Receipt No.EUS23535204)
on 124100
pursuant to 37 C.F.R. 1.10.

SPECIFICATION

Semiconductor Device and a Method for Forming a Via Hole in a Semiconductor Device

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a semiconductor device and a method for forming a via hole in a semiconductor device, and more particularly to a semiconductor device and a method for forming a via hole, whereby a via hole is formed so as to extend to a copper interconnect layer without being adversely affected by the copper.

2. Background of the Invention

The achievement of high levels of integration and smaller feature sizes in semiconductor devices creates a demand for reduction in the diameter of via holes that are used to make connections among a plurality of interconnect layers to have a very small diameter.

That this reduction in diameter leads to an increase in electrical resistance, has been reported in the literature (S. Lakashminarayanam et al, Proc. 1994 VMIC (1994), p. 49).

Additionally, it is known that a via leakage current flows among a plurality of via holes.

It is obvious that this via leakage current occurs because, when a via hole is formed, the copper of a copper interconnect layer that is exposed becomes reattached to the via hole surface when sputtering is done using argon, and it can be easily inferred that, if the copper is diffused, there is a further increase in the leakage current.

This problem with the prior art method is illustrated in more detail in Fig. 2 (a), Fig. 2(b), and Fig. 2(c). As shown in Fig. 2 (a), a resist layer/SiO₂ layer/Cu interconnect layer are formed at a first step, and a via hole extending to the copper interconnect layer is formed at the second step.

As shown in Fig. 2 (b), resist is removed at a third step.

At this step, copper on the surface of the copper interconnect layer acts on the via hole side surface so as to form a copper deposition on the side surface, this side surface copper deposition being a cause of leakage current.

In addition, there is oxidation of the copper surface of the copper interconnect layer, this oxidation leading to an increase in electrical resistance. The barrier performance of the TaN barrier film formed as shown in Fig. 2 (c) is weak in the barrier characteristic.

When making connection between a plurality of interconnects by filling contact holes formed so as to extend to a copper interconnect layer with copper, a method of avoiding an insufficient Cu-Cu electrical connection is known from the disclosure in the Japanese Unexamined Patent Publication (KOKAI) No. 10-261715.

Even if the Cu-Cu connection is good, there is no solution for the abovenoted problem of re-attachment of copper.

In a proposed method to solve this type of problem than can be considered, a substrate having a $SiO_2/SiN/Cu$ three-layer structure is formed, a first step via hole being formed so that its formation is stopped at the middle layer of SiN, after which a second step via hole is formed to shorten the overetching time, thereby avoiding the adverse effect of the copper.

In this proposal, there is a step of forming via holes that are similar in appearance, this being shown in Fig. 5 (c) of the above-noted Japanese Unexamined Patent Publication (KOKAI) No. 10-261715.

The above-noted known method of forming a via hole, does not provide neither sufficient suppression of the oxidation of the copper surface, nor sufficient solution for the problem of re-attachment of copper that occurs when cleaning is done when argon plasma after formation of the via hole.

Additionally, when depositing a barrier film by sputtering, in the method of the past, the above-noted problems occur, making it difficult to avoid the

adverse effect of the copper.

By avoiding a lengthening of the overetching time of the via hole (particularly Dual Damascene), by avoiding oxidation contamination of the copper surface during peeling using oxygen plasma or the like, and by avoiding the diffusion and re-attachment of copper to side surfaces of the via hole when sputtering is done using argon or the like, it is possible to eliminate an increase in electrical resistance while suppressing the occurrence of leakage current.

Accordingly, it is an object of the present invention to provide a method for forming a via hole in a semiconductor device, whereby by avoiding a lengthening of the overetching time of the via hole it is possible to not only eliminate an increase in electrical resistance, but also suppress the occurrence of leakage current.

It is a further object of the present invention to provide a method for forming a via hole of a semiconductor device whereby by avoiding a lengthening of the overetching time of the via hole and also by avoiding oxidation contamination of the exposed copper surface, an increase in electrical resistance is effectively suppressed, as is the occurrence of leakage current.

It is yet another object of the present invention to provide a method for forming a via hole in a semiconductor device, whereby by avoiding a lengthening of the overetching time of the via hole, by avoiding oxidation contamination of the exposed copper surface, and by avoiding the influence of copper when performing sputtering, it is possible to more effectively suppress an increase in electrical resistance and to more effectively suppress the occurrence of leakage current.

Further object of the present invention is to provide a semiconductor device which has at least one via hole filled with an electrical conductive material so as to eliminate an increase in electrical resistance as well as to suppress the occurrence of leakage current.

SUMMARY OF THE INVENTION

In order to achieve the above-noted objects, the present invention has the following basic technical constitution. In the description of that constitution which follows, numbers in parentheses minimally indicate a number of a plurality of claims of the accompanying claims that correspond with various technical aspects of the present invention, although it will be understood that these numbers are provided to indicate this correspondence, and do not restrict the scope of the claimed invention to the embodiments.

A first aspect of the present invention is a semiconductor device which comprises, a substrate, on a main surface of which, interconnect layers made at least of copper are formed along with a predetermined pattern in buried condition, an etching-stop layer formed on the main surface of the substrate, and an insulation layer formed on the etching-stop layer, and wherein the semiconductor device further comprises a via-hole provided on a main surfacer of the insulation layer and penetrating through the insulation layer and the etching-stop layer so that a bottom of the via-hole reaches at a surface of the interconnect layer, and wherein a barrier layer continuously covering the main surface of the insulation layer, inside wall surface of the via-hole and surface of the interconnect layer integratedly.

On the other hand, a second aspect of the present invention is a method for forming a via hole of a semiconductor device comprising, a step of forming a first step via hole in a laminated structure formed by a copper layer, an etching-stop layer formed on a surface of the copper layer, and an insulation layer formed on a surface of the etching-stop layer, thereby a bottom of the first step via hole is stopped at the etching-stop layer, a step of forming a second step via hole continuous with the first step via hole in the etching-stop layer, thereby a bottom of the second step via hole reaching at a surface of the interconnect layer, a step of cleaning the second step via hole, and a step, after the cleaning, of forming a barrier film on the first and second step

via holes, by sputtering.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1(a), Fig. 1(b), and Fig. 1(c) are cross-section views showing the steps of an embodiment of a method of forming a via hole according to the present invention.

Fig. 2 (a), Fig. 2(b), and Fig. 2(c) are cross-section views showing the steps of a prior art method.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Preferred embodiments of a semiconductor device and a method for forming a via hole in a semiconductor device according to the present invention will be explained in detail below, with references being made to relevant accompanying drawings.

In Fig. 1 (c) shows a specific embodiment of the semiconductor device 30 according to the present invention and in that a semiconductor device 30 which comprises, a substrate 10, on a main surface of which, interconnect layers 1 made at least of copper are formed along with a predetermined pattern in buried condition, an etching-stop layer 2 formed on the main surface of the substrate 10, and an insulation layer 3 formed on the etching-stop layer 2, and wherein the semiconductor device 30 further comprises a via-hole 20 provided on a main surfacer of the insulation layer 3 and penetrating through the insulation layer 3 and the etching-stop layer 2 so that a bottom 21 of the via-hole 20 reaches at a surface of the interconnect layer 1, and wherein a barrier layer 7 continuously covering the main surface of the insulation layer 3, inside wall surface 5 of the via-hole 20 and surface of the interconnect layer, integratedly, is shown.

Since the semiconductor device 30 of the present invention has such a configuration as mentioned above, it can have features in that it has a low via hole resistance and improved reliability as well as anti-leakage current would be caused between via holes.

On the other hand, one embodiment of a method for forming a via hole in a semiconductor device having such a configuration as mentioned above, in the present invention will be explained hereunder with reference to attached Figs. 1(a) to 1(c).

The basic method for producing the via hole 20 in a semiconductor device 30 of the present invention, comprising, a step of forming a first step via hole (5) in a laminated structure formed by a copper layer (1), an etching-stop layer (2) on the surface side of the copper layer (1), and a insulation layer (3) on the surface side of the etching-stop layer (2), a step whereby the formation of the first step via hole (5) is stopped by the etching-stop layer (2), and a second step via hole (6) is further formed so as to continue from the first step via hole (5), thereby forming a via hole, a step whereby the second step via hole (6) extends to the copper layer (1) and the second step via hole (6) is cleaned, and a step, after the above-noted cleaning, whereby a barrier film (7) is formed on the first step via hole (5) and the second step via hole (6) by sputtering.

The formation of this two-stepped via hole, affects the above-mentioned cleaning step and the above-mentioned sputtering step and due to such shortened overetching time, it is possible to minimize the influence of the copper on the steps of cleaning and sputtering.

Further, because the sputtering is done after cleaning, it is possible to minimum the current leakage.

On the other hand, it is possible to effectively suppress an increase in the electrical resistance of a Cu-Cu connection made in this manner by filling a via hole with copper after sputtering.

In the present invention, it is preferable that the resist layer (4) be peeled away after forming the first step via hole (5) but before forming the second via hole (6).

It is particularly preferable that the step for cleaning the via hole (5,

6) be performed at a low oxygen partial pressure. It is additionally preferable that the step for cleaning the via hole has a step for treating the via hole with an oxygen plasma before a step for annealing same at a low oxygen partial pressure.

It is preferable that the step for cleaning the via hole further has a step for wet processing of the via hole after a step for treating the via hole with an oxygen plasma.

It is further preferable that the step for annealing same at a low oxygen partial pressure be performed in a chamber for sputtering.

It is desirable that the step for annealing at a low oxygen partial pressure be performed just before such sputtering process will be performed.

It is extremely effective to leave the semiconductor substrate to be treated in the step for annealing at a low oxygen partial pressure, in a sputtering chamber at a temperature of 250 $^{\circ}$ C or higher for 3 minutes or longer before forming the barrier film.

The low oxygen partial pressure is 1 Torr or lower.

It is particularly effective for the formation of the two-step via hole if the step for annealing at a low oxygen partial pressure is performed in a hydrogen atmosphere, and particularly in an atmosphere in which hydrogen radicals are supplied.

A more specific embodiment of the semiconductor device and a method for producing a via hole in the semiconductor device will be further explained hereunder.

As shown in Fig. 1 (a), a substrate 10 is prepared as a 3-layer structure. This 3-layer substrate is formed by a copper interconnect layer 1 on a main surface of and in the substrate 10, a SiN layer 2 formed over on the upper surface of the copper interconnect layer 1, and a SiO₂ layer 3 formed on the upper surface of the SiN layer 2.

A resist layer 4 is formed and then patterned, so as to form a first step

via hole 5. The first step via hole 5 extends to the surface of the SiN layer 2, but is stopped at that surface by the etching.

The surface of the copper interconnect layer 1, not being covered by the SiN layer 2, and thus is not exposed.

Next, as shown in Fig. 1 (b), the resist layer 4 is removed by a step such as ashing. Then, as shown in Fig. 1 (b), a second via hole 6 is formed in the SiN layer 2, continuous with the first step via hole 5.

The second step via hole 6 extends to the surface of the copper interconnect layer 1. At this stage, the surface of the copper interconnect layer 1 is exposed.

After forming a via hole made up of the first step via hole 5 and the second step via hole 6, a three-step cleaning process is performed.

The first cleaning step is done with an oxygen plasma. The second cleaning step is done as wet processing, using DHF or the like.

The third cleaning step is performed as annealing.

These three process steps are each performed using the customary technologies, and are performed without exposure to the outside atmosphere.

The annealing processing is performed with a low oxygen partial pressure. When annealing is done, the substrate 10 is placed in a sputtering chamber (not shown in the drawing) that is used in the next step.

The substrate 10 is place in the sputtering chamber in an atmosphere set to a temperature of 250 $^{\circ}$ C, so that the substrate 10 reaches the temperature of 250 $^{\circ}$ C. It is preferable that the substrate 10 be kept at 250 $^{\circ}$ C for at least 3 minutes.

Just after this time has elapsed, sputtering is performed within the chamber.

The partial pressure of oxygen in the chamber is 1 Torr or lower, and it is possible to either draw a vacuum in the chamber or introduce an argon atmosphere thereinto. As shown in Fig. 1 (c), this sputtering forms a barrier

film 7 on the via holes 5 and 6.

It is preferable that the above-noted low oxygen partial pressure annealing be performed in a hydrogen atmosphere.

Annealing in a hydrogen atmosphere is advantageous because it has the effect of removing an oxide film and enables quick processing at a low temperature.

It is further preferable that this low oxygen partial pressure annealing be performed while supplying hydrogen radicals.

Annealing in a hydrogen atmosphere while supplying hydrogen radicals is advantageous because it provides even better removal of an oxide film and enables quicker and lower-temperature processing.

A method for forming a via hole according to the present invention makes use of a two-step etching process, thereby preventing oxidation of the copper surface during the peeling process, preventing a deterioration of the copper surface at the bottom surface of the via hole, which results in a decrease in via hole resistance and improved reliability.

An additional effect is a shortening of the overetching time at the second etching step, and a reduced amount of plasma damage to the copper surface. Yet another effect is the ability to prevent leakage between via holes.

Another effect of the present invention is that, by performing annealing at a low oxygen partial pressure, it is possible to effectively remove an oxide layer from the copper surface. Another advantage of the present invention is the simplicity of the step at which low oxygen partial pressure annealing is performed immediately before deposition in a high-temperature sputtering chamber.

Additionally, by not using an organic gas when cleaning, there is little attachment of carbon and the like, enabling removal of a clean copper oxide film, and by not using a plasma, there is no re-attachment of copper.

What is claimed is:

1. A semiconductor device which comprises;

a substrate, on a main surface of which, interconnect layers made at least of copper are formed along with a predetermined pattern in buried condition;

an etching-stop layer formed on said main surface of said substrate; and

an insulation layer formed on said etching-stop layer,

said semiconductor device further comprises a via-hole provided on a main surfacer of said insulation layer and penetrating through said insulation layer and said etching-stop layer so that a bottom of said via-hole reaches at a surface of said interconnect layer, and wherein a barrier layer continuously covering said main surface of said insulation layer, inside wall surface of said via-hole and surface of said interconnect layer integratedly.

2. A method for forming a via hole of a semiconductor device comprising:

a step of forming a first step via hole in a laminated structure formed by a copper layer, an etching-stop layer formed on a surface of said copper layer, and an insulation layer formed on a surface of said etching-stop layer, thereby a bottom of said first step via hole is stopped at said etching-stop layer;

a step of forming a second step via hole continuous with said first step via hole in said etching-stop layer, thereby a bottom of said second step via hole reaching at a surface of said interconnect layer;

a step of cleaning said second step via hole; and


a step, after said cleaning, of forming a barrier film on said first and second step via holes, by sputtering.


3. A method for forming a via hole of a semiconductor device according to claim2, wherein said step of cleaning said via hole comprises a step for annealing said via hole at a low oxygen partial pressure.

- 4. A method for forming a via hole of a semiconductor device according to claim
- 3, wherein said step of cleaning said via hole further comprises a step for treating said via hole with an oxygen plasma, before said step of annealing said via hole at a low oxygen partial pressure.
- 5. A method for forming a via hole of a semiconductor device according to claim
- 4, wherein said step of cleaning said via hole further comprises a step for performing wet processing of the via hole after treating said via hole with an oxygen plasma.
- 6. A method for forming a via hole of a semiconductor device according to claim
- 3, wherein said step of annealing said via hole at a low oxygen partial pressure is further performed in a sputtering chamber for said sputtering.
- 7. A method for forming a via hole of a semiconductor device according to claim
- 6, wherein said step for annealing said via hole at a low oxygen partial pressure is further performed immediately before said sputtering.
- 8. A method for forming a via hole of a semiconductor device according to claim
- 7, wherein said semiconductor substrate in the step for annealing said via hole
- at a low oxygen partial pressure is held in said sputtering chamber at a temperature of 250 $^{\circ}$ C or greater for at least three minutes before said step of forming a barrier film.
- 9. A method for forming a via hole of a semiconductor device according to claim
- 8, wherein the oxygen partial pressure when said sputtering is performed is 1 Torr or lower.
- 10. A method for forming a via hole of a semiconductor device according to claim
- 8, wherein said step of annealing said via hole at a low oxygen partial pressure is performed in a hydrogen atmosphere.
- 11. A method for forming a via hole of a semiconductor device according to claim 10, wherein said step of annealing said via hole at a low oxygen partial pressure is performed in an atmosphere in which hydrogen radicals are supplied.

ABSTRACT OF THE DISCLOSURE

In a method for forming a via hole of a semiconductor device, a first step via hole is formed in a SiO_2 layer/etching-step layer/Cu layer laminate, this formation being stopped at the etching-stop layer, after which resist is peeled away, and a second step via hole continuous with the first step via hole is formed in the etching-stop layer. These via holes are patterned and a barrier film is formed thereonto using sputtering. By shortening the overetching time an increase in the electrical resistance of the Cu-Cu connection is suppressed, and current leakage is prevented.





		VICE AND A ME	THOD FOR ONDUCTOR DEVICE	
A DITINO 1	VIA HOL	16 IN A SEMIC	JNDUCTOR DEVICE	
the specification of which				
	x] is attached			
Į	J was filed or	N		as
				(if applica
			the above identified specification	, including the cl
as amended by an amendme			o the examination of this applicat	ion in accordance
Title 37, Code of Federal F			o the examination of this applicat	non m accordance
I hereby claim foreign prior	rity benefits ur	nder Title 35, United Sta	tes Code, { 119 of any foreign ap	
			w any foreign application for pate	ent or inventor's
certificate having a filing d	ate before that	of the application on wh	ich priority is claimed:	
Prior Foreign Application	ı(s)			P riori ty Cl
16258/1999		Japan	25 January,	1999 (Yes)
(Number)		(Country)	(Day/Month/Year File	ed)
				Vac
(Number)		(Country)	(Day/Month/Year File	Yes
(1 dillot)		(County)	(24)///	, ,
				Yes
(Number)		(Country)	(Day/Month/Year File	ed)
insofar as the subject matte in the manner provided by	r of each of the the first paragi ined in Title 3	e claims of this application raph of Title 35, United 5 7, Code of Federal Regu	0 of any United States application is not disclosed in the prior Un States Code, { 112, I acknowledg lations { 1.56(a) which occurred g date of this application:	nited States applic se the duty to disc
insofar as the subject matte in the manner provided by material information as def	er of each of the the first paragi fined in Title 3 I the national o	e claims of this application raph of Title 35, United 5 7, Code of Federal Regu	on is not disclosed in the prior Un States Code, { 112, I acknowledg lations { 1.56(a) which occurred	nited States applice the duty to discontinuous the filing
insofar as the subject matte in the manner provided by material information as def of the prior application and	er of each of the the first paragi fined in Title 3 I the national o	e claims of this application raph of Title 35, United 7, Code of Federal Regular PCT international filing	on is not disclosed in the prior Un States Code, { 112, I acknowledg lations { 1.56(a) which occurred g date of this application:	nited States applice the duty to discontinuous the filing
insofar as the subject matte in the manner provided by material information as def of the prior application and	er of each of the the first paragined in Title 3 the national of the No.)	e claims of this application raph of Title 35, United 7, Code of Federal Regular PCT international filing	on is not disclosed in the prior Un States Code, { 112, I acknowledg lations { 1.56(a) which occurred g date of this application:	nited States applice the duty to discontinuous the filing the fili
insofar as the subject matte in the manner provided by material information as def of the prior application and (Application Seria (Application Seria I hereby appoint as my atto	or of each of the the first paragrined in Title 3 the national of the national	e claims of this application raph of Title 35, United 7, Code of Federal Regular PCT international filing (Filing Date) (Filing Date) It Aaron B. Karas, Reg. It Russell Gross, Reg. Notice connected therewith. HELL Em	on is not disclosed in the prior Un States Code, { 112, I acknowledg lations { 1.56(a) which occurred g date of this application: (Status-patented, pendi (Status-patented, pendi No. 18,923, Samson Helfgott, 2, 40,007 to prosecute this applic	nited States applice the duty to disc between the filing ng, abandoned) ng, abandoned)
insofar as the subject matte in the manner provided by material information as def of the prior application and (Application Seria (Application Seria I hereby appoint as my atto Leonard Cooper, Reg. No business in the Patent and Address all correspondence I hereby declare that all sta and belief are believed to b statements and the like so r	or of each of the the first paragrined in Title 3 I the national of the national of I No.) I No.) I No.) I No.) Trademark Off the true; and furnade are punis	e claims of this application raph of Title 35, United 7, Code of Federal Regular PCT international filing (Filing Date) (Filing Date) It Aaron B. Karas, Reg. It Russell Gross, Reg. Notice connected therewith. HEIL Em New Telepherein of my own knowletther that these statements thable by fine or imprison	on is not disclosed in the prior Un States Code, { 112, I acknowledg lations { 1.56(a) which occurred g date of this application: (Status-patented, pendi (Status-patented, pendi No. 18,923, Samson Helfgott, b. 40,007 to prosecute this application LFGOTT & KARAS, P.C. pire State Building, 60th Floor w York, New York 10118-0110	nited States applice the duty to discontinuous the filing and an analysis and to trans and to trans that willful false of of Title 18 of
insofar as the subject matte in the manner provided by material information as def of the prior application and (Application Seria (Application Seria) (Application Seria (Application Seria) I hereby appoint as my atto Leonard Cooper, Reg. No business in the Patent and Address all correspondence of the prior and belief are believed to be statements and the like so runtied States Code and that thereon.	or of each of the the first paragrined in Title 3 I the national of the national of I No.) Id No.) I	e claims of this application raph of Title 35, United 7, Code of Federal Regular PCT international filing (Filing Date) (Filing Date) (Filing Date) It Aaron B. Karas, Reg. It Russell Gross, Reg. Not fice connected therewith. HELE Em New Telebrate Telebrate in of my own knowled there in of my own knowled the that these statements shable by fine or imprison false statements may jeon azuyoshi UENO	on is not disclosed in the prior Un States Code, { 112, I acknowledg lations { 1.56(a) which occurred g date of this application: (Status-patented, pendi (Status-patented, pendi No. 18,923, Samson Helfgott, 20, 40,007 to prosecute this application which you have been been been been been been been be	nited States applice the duty to disc between the filing ng, abandoned) ng, abandoned) Reg. No. 23,072 ation and to trans onts made on inforthat willful false 01 of Title 18 of tion or any patent
insofar as the subject matte in the manner provided by material information as def of the prior application and (Application Seria (Application Seria) (Application Seria (Application Seria) I hereby appoint as my atto Leonard Cooper, Reg. No business in the Patent and Address all correspondence of the prior and the life are believed to be statements and the like so runtied States Code and that thereon.	or of each of the the first paragrined in Title 3 the national of the true; and furnade are punish the such willful inventor Kanyuyoska	e claims of this application raph of Title 35, United 7, Code of Federal Regular PCT international filing (Filing Date) (Filing Date) (Filing Date) It Aaron B. Karas, Reg. It Russell Gross, Reg. Not Title Connected therewith. HELE Em New Telester of my own knowled the that these statements thable by fine or imprison false statements may jeon azuyoshi UENO	on is not disclosed in the prior Un States Code, { 112, I acknowledg lations { 1.56(a) which occurred g date of this application: (Status-patented, pending of the prior of this application: (Status-patented, pending of the pendin	nited States applice the duty to disc between the filing ng, abandoned) ng, abandoned) Reg. No. 23,072 ation and to trans onts made on inforthat willful false 01 of Title 18 of tion or any patent
insofar as the subject matte in the manner provided by material information as def of the prior application and (Application Seria (Application Seria (Application Seria I hereby appoint as my atto Leonard Cooper, Reg. No business in the Patent and Address all correspondence I hereby declare that all sta and belief are believed to b statements and the like so r Untied States Code and that thereon. Full name of sole or first in Inventor's Signature / Residence Tokyo,	ar of each of the the first paragined in Title 3 I the national of the national of I No.) I No.) I No.) In N	e claims of this application raph of Title 35, United 7, Code of Federal Regular PCT international filing (Filing Date) (Filing Date) (Filing Date) It Aaron B. Karas, Reg. It Russell Gross, Reg. Not a connected therewith. HEI Em New Telephere in of my own knowled the that these statements thable by fine or imprison false statements may jeon a company of the connected the connected the connected the connected there is not my own knowledge. The connected the	on is not disclosed in the prior Un States Code, { 112, I acknowledg lations { 1.56(a) which occurred g date of this application: (Status-patented, pendi (Status-patented, pendi No. 18,923, Samson Helfgott, 20, 40,007 to prosecute this application which you have been been been been been been been be	nited States applice the duty to disc between the filing ng, abandoned) ng, abandoned) Reg. No. 23,072 ation and to trans onts made on inforthat willful false 01 of Title 18 of tion or any patent
insofar as the subject matte in the manner provided by material information as def of the prior application and (Application Seria (Application Seria) (Application Seria (Application Seria) I hereby appoint as my atto Leonard Cooper, Reg. No business in the Patent and Address all correspondence of the prior and the life are believed to be statements and the like so runtied States Code and that thereon.	ar of each of the the first paragined in Title 3 I the national of the national of I No.) I No.) I No.) In N	e claims of this application raph of Title 35, United 7, Code of Federal Regular PCT international filing (Filing Date) (Filing Date) (Filing Date) It Aaron B. Karas, Reg. It Russell Gross, Reg. Not fice connected therewith. HELE Emmonstrate that these statements that these statements that the principle of	on is not disclosed in the prior Un States Code, { 112, I acknowledg lations { 1.56(a) which occurred g date of this application: (Status-patented, pending (Status-patented, pending) (Status-paten	nited States applice the duty to disc between the filing ing, abandoned) ng, abandoned) Reg. No. 23,072 ation and to trans outs made on inforthat willful false of of Title 18 of tion or any patent
insofar as the subject matte in the manner provided by material information as def of the prior application and (Application Seria (Application Seria (Application Seria I hereby appoint as my atto Leonard Cooper, Reg. No business in the Patent and Address all correspondence I hereby declare that all sta and belief are believed to b statements and the like so r Untied States Code and that thereon. Full name of sole or first in Inventor's Signature / Residence Tokyo, Code Post Office Address Code Cod	or of each of the the first paragined in Title 3 the national of the true; and furnade are punished as the national of the nat	e claims of this application raph of Title 35, United 7, Code of Federal Regular PCT international filing (Filing Date) (Filing Date) (Filing Date) It Aaron B. Karas, Reg. Reg. Reg. Reg. Not fice connected therewith. HEIL Emmore that these statements that these statements fialse statements may jeon azuyoshi UENO Communication iba 5-chome,	on is not disclosed in the prior Un States Code, { 112, I acknowledg lations { 1.56(a) which occurred g date of this application: (Status-patented, pending (Status-patented, pending) (Status-paten	nited States applice the duty to disc between the filing ing, abandoned) ng, abandoned) Reg. No. 23,072 ation and to trans outs made on inforthat willful false of of Title 18 of tion or any patent
insofar as the subject matte in the manner provided by material information as def of the prior application and (Application Seria (Application Seria (Application Seria I hereby appoint as my atto Leonard Cooper, Reg. No business in the Patent and Address all correspondence I hereby declare that all sta and belief are believed to b statements and the like so r Untied States Code and that thereon. Full name of sole or first in Inventor's Signature / Residence Tokyo,	or of each of the the first paragined in Title 3 the national of the true; and furnade are punished as the national of the nat	e claims of this application raph of Title 35, United 7, Code of Federal Regular PCT international filing (Filing Date) (Filing Date) (Filing Date) It Aaron B. Karas, Reg. Reg. Reg. Reg. Not fice connected therewith. HEIL Emmons of the properties of my own knowled the statements finable by fine or imprison false statements may jeop azuyoshi UENO Comparation Iba 5-chome,	on is not disclosed in the prior Un States Code, { 112, I acknowledg lations { 1.56(a) which occurred g date of this application: (Status-patented, pending (Status-patented, pending) (Status-paten	nited States applice the duty to disc between the filing ing, abandoned) ng, abandoned) Reg. No. 23,072 ation and to trans outs made on inforthat willful false of of Title 18 of tion or any patent

THE UNITED STATES PATENT AND TRADEMARK OFFICE

In re the Application of: Kazuyoshi UENO

Filed:

: Concurrently herewith

For

: SEMICONDUCTOR DEVICE AND A METHOD FOR FORMING A

VIA HOLE IN A SEMICONDUCTOR DEVICE

Serial No.: Concurrently herewith

Janury 24, 2000

Assistant Commissioner of Patents Washington, D.C. 20231

SUB-POWER OF ATTORNEY

S I R:

I, Aaron B. Karas, Reg. No. 18,923 attorney of record herein, do hereby grant a sub-power of attorney to Linda S. Chan, Reg. No. 42,400, Jacqueline M. Steady, Reg. No., 44,354 and Harris A. Wolin, Reg. No. 39,432 to act and sign in my behalf in the above-referenced application.

Respectfully submitted,

Aaron B. Karas

Reg.No 18,923

HELFGOTT & KARAS, P.C. 60th FLOOR EMPIRE STATE BUILDING NEW YORK, NY 10118 DOCKET NO.: NECV16.966 LHH:power

Filed Via Express Mail Rec. No.:EL522353520US

On: JanQary 24, 2000

Any fee due as a result of this paper, not covered by an enclosed check may be charged on Deposit Acct. No. 08-1634.